

Introduction to the Altera SOPC Builder Using VHDL Designs

1 Introduction

This tutorial presents an introduction to Altera's SOPC Builder software, which is used to implement a system that uses the Nios II processor on an Altera FPGA device. The system development flow is illustrated by giving stepby-step instructions for using the SOPC Builder in conjuction with the Quartus[®] II software to implement a simple system. The last step in the development process involves configuring the designed circuit in an actual FPGA device, and running an application program. To show how this is done, it is assumed that the user has access to an Altera DE-series Development and Education board connected to a computer that has Quartus II and Nios[®] II software installed. The screen captures in the tutorial were obtained using the Quartus II version 11.0; if other versions of the software are used, some of the images may be slightly different.

Contents:

- Nios II System
- Altera's SOPC Builder
- Integration of the Nios II System into a Quartus II Project
- Running the Application Program

2 Nios II System

Altera's Nios II is a soft processor, defined in a hardware description language, which can be implemented in Altera's FPGA devices by using the Quartus[®] II CAD system. To implement a useful system it is necessary to add other functional units such as memories, input/output interfaces, timers, and communications interfaces. To facilitate the implementation of such systems, it is useful to have computer-aided-design (CAD) software for implementing a system-on-a-programmable-chip (SOPC). Altera's SOPC Builder is the software needed for this task. This tutorial provides a basic introduction to Altera's SOPC Builder, which will allow the reader to quickly implement a simple Nios II system on the DE-series board. For a fuller treatment of the SOPC Builder, the reader can consult the *Nios II Hardware Development Tutorial*. A complete description of the SOPC Builder can be found in the *Quartus II Handbook Volume 4: SOPC Builder*. These documents are available on the Altera web site. An example Nios II system can be implemented on a DE-series board as shown in Figure 1.




Figure 1. A Nios II System implemented on a DE-series board.

The Nios II processor and the interfaces needed to connect to other chips on DE-series boards are implemented in Cyclone-series FPGA chips. These components are interconnected by means of the interconnection network called the Avalon Switch Fabric. The memory blocks in the Cyclone-series device can be used to provide an onchip memory for the Nios II processor. The SRAM, SSRAM, SDRAM and Flash memory chips may be accessed through the appropriate interfaces if they are supported on the DE-series board. Parallel and serial input/output interfaces provide typical I/O ports used in computer systems. A special JTAG UART interface is used to connect to the circuitry that provides a Universal Serial Bus (USB) link to the host computer to which the DE-series board is connected. This circuitry and the associated software is called the *USB-Blaster*. Another module, called the JTAG Debug module, is provided to allow the host computer to control the Nios II system. It makes it possible to perform operations such as downloading programs into memory, starting and stopping execution, setting breakpoints, and collecting real-time execution trace data.

Since all parts of the Nios II system implemented on the FPGA chip are defined by using a hardware description language, a knowledgeable user could write such code to implement any part of the system. This would be an onerous and time consuming task. Instead, one can use the SOPC Builder to implement a desired system simply by choosing the required components and specifying the parameters needed to make each component fit the overall requirements of the system. In this tutorial, we will illustrate the capability of the SOPC Builder by designing a very simple system. The same approach is used to design large systems.




Figure 2. A simple example of a Nios II system.

Our example system is given in Figure 2. The system realizes a trivial task. Eight toggle switches on the DE-series board, SW7-0, are used to turn on or off the eight green LEDs, LEDG7-0. The switches are connected to the Nios II system by means of a parallel I/O interface configured to act as an input port. The LEDs are driven by the signals from another parallel I/O interface configured to act as an output port. To achieve the desired operation, the eight-bit pattern corresponding to the state of the switches has to be sent to the output port to activate the LEDs. This will be done by having the Nios II processor execute a program stored in the on-chip memory. Continuous operation is required, such that as the switches are toggled the lights change accordingly. Note that on a DEO-Nano board, there are only four dip switches. Therefore, if you have this board, use the four dip switches, SW3-0, and four LEDs, LED3-0.

We will use the SOPC Builder to design the hardware depicted in Figure 2. Next, we will assign the Cyclone-series pins to realize the connections between the parallel interfaces and the switches and LEDs which act as I/O devices. Then, we will configure the FPGA to implement the designed system. Finally, we will use the software tool called the *Altera Monitor Program* to assemble, download and execute a Nios II program that performs the desired task.

Doing this tutorial, the reader will learn about:

- Using the SOPC Builder to design a Nios II-based system
- Integrating the designed Nios II system into a Quartus II project
- Implementing the designed system on the DE-series board
- Running an application program on the Nios II processor

3 Altera's SOPC Builder

The SOPC Builder is a tool used in conjuction with the Quartus II CAD software. It allows the user to easily create a system based on the Nios II processor, by simply selecting the desired functional units and specifying their parameters. To implement the system in Figure 2, we have to instantiate the following functional units:

- Nios II processor, which is referred to as a Central Processing Unit (CPU)
- On-chip memory, which consists of the memory blocks in the Cyclone-series chip; we will specify a 4-Kbyte memory arranged in 32-bit words
- Two parallel I/O interfaces

4

• JTAG UART interface for communication with the host computer

To define the desired system, start the Quartus II software and perform the following steps:

Create a new Quartus II project for your system. As shown in Figure 3, we stored our project in a directory called *sopc_builder_tutorial*, and we assigned the name *lights* to both the project and its top-level design entity. You can choose a different directory or project name, but be aware that the SOPC Builder software Werken op een USB stick is niet aan te bevelen omdat het dan extra veel tijd kost om te synthetiseren en te compileren.

does not permit the use of spaces in file names. For example, an attempt to use a directory name *sopc builder tutorial* would lead to an error. In your project, from the list of available devices, choose the appropriate device name for the FPGA used on the DE-series board. A list of devices names on DE-series boards can be found in Table 1.

2. Select Tools > SOPC Builder, which leads to the pop-up box in Figure 4. Enter *nios_system* as the system name; this will be the name of the system that the SOPC Builder will generate. Choose VHDL as the target HDL, in which the system module will be specified. Click OK to reach the window in Figure 5. Quartus may recommand you to use Qsys. Click OK to proceed.

K New Project Wizard
Directory, Name, Top-Level Entity [page 1 of 5]
What is the working directory for this project?
D:\sopc_builder_tutorial
What is the name of this project?
lights
What is the name of the top-level design entity for this project? This name is case sensitive and must exactly match the entity name in the design file.
lights
Use Existing Project Settings
< Back Next > Finish Cancel Help

Figure 3. Create a new project.

Board	Device Name
DE0	Cyclone III EP3C16F484C6
DE0-Nano	Cyclone IVE EP4CE22F17C6
DE1	Cyclone II EP2C20F484C7
DE2	Cyclone II EP2C35F672C6
DE2-70	Cyclone II EP2C70F896C6
DE2-115	Cyclone IVE EP4CE115F29C7

Table 1. DE-series FPGA device names

🖳 Create New System
System Name: nios_system
Target HDL: ○ Verilog ③ VHDL
OK Cancel

Figure 4. Create a new Nios II system.

- 3. Figure 5 displays the System Contents tab of the SOPC Builder, which is used to add components to the system and configure the selected components to meet the design requirements. The available components are listed on the left side of the window. Before choosing our components, examine the area in the figure labeled Target. Check the setting for the Device Family and ensure that the correct family is selected for the DE-series board. Table 1 lists the device families associated with DE-series boards.
- 4. The Nios II processor runs under the control of a clock. For this tutorial we will make use of the 50-MHz clock that is provided on the DE-series board. As shown in Figure 5, it is possible to specify the names and frequency of clock signals in the SOPC Builder display. If not already included in this list, specify a clock named clk_0 with the source designated as External and the frequency set to 50.0 MHz.

😃 Altera SOPC Builder					
File Edit Module System View To	ools Help				
System Contents System Generation					
Component Library	Target	Clock Settings			
	Device Family: Cyclone II 🛛 👻	Name	Source	MHz	Add
Project		clk_0	External	50.0	Remove
Library					
Avalon Verification Suite					
⊕-Bridges and Adapters ⊕-Debug Components	Use C Name	Description	Clock	Base	End
Digital Signal Processing					
Memories and Memory Contro					
Processor Additions					
Processors SLS					
🗄 Video and Image Processing 💌					
	<				>
New Edit + Add	X Remove		Address Map	Filter: D	efault
	Exit Help	Prev Next 🕨	Generate		

Figure 5. The System Contents tab window on a DE-series board.

- 5. Next, specify the processor as follows:
 - On the left side of the window in Figure 5 expand Processors, select Nios II Processor and click Add, which leads to the window in Figure 6.

Nios II Processor -	сри_0			×
Nios	II Processor			About Documentation
Parameter Settings				
	es and Memory Interfaces $>$	Advanced Features	MMU and MPU Settings > JTA	5 Debug Module > Custom Instructions >
Core Nios II				
Select a Nios II core:				
	Nios II/e	○Nios II/s	○Nios II/f	
Nios II Selector Guide Family: Cyclone II f _{system:} 50.0 MHz cpuid: 0	RISC 32-bit	RISC 32-bit Instruction Cache Branch Prediction Hardware Multiply Hardware Divide	RISC 32-bit Instruction Cache Branch Prediction Hardware Multiply Hardware Divide Barrel Shifter Data Cache Dynamic Branch Prediction	
Performance at 50.0 MHz	Up to 5 DMIPS	Up to 25 DMIPS	Up to 51 DMIPS	
Logic Usage	600-700 LEs	1200-1400 LEs	1400-1800 LEs	
Memory Usage	Two M4Ks (or equiv.)	Two M4Ks + cache	Three M4Ks + cache	
Hardware Multiply: Embe	ory:	Hardware Divide		
Exception Vector: Memo Include MMU Only include the MMU wh Fast TLB Miss Exception V	en using an operating system t		U Offset: 0x0	
🔥 Warning: Reset vector	r and Exception vector cannot b	be set until memory devices e	are connected to the Nios II process	Cancel < Back Next > Einish

Figure 6. Create a Nios II processor.

• Choose Nios II/e which is the simplest version of the processor. Click Finish to return to the window in Figure 5, which now shows the Nios II processor specified as indicated in Figure 7. There may be some warnings or error messages displayed in the SOPC Builder Messages window (at the bottom of the screen), because some parameters have not yet been specified. Ignore these messages as we will provide the necessary data later.

Hitera SOPC Builder File Edit Module System View To System Contents System Generation	ools Nios II Help							
Component Library	Target	Clock :	Settings	Source		MHz		
	Device Family: Cyclone II	clk_0	-	External		50.0		Add
 Bridges and Adapters Debug Components 	Use Conn Name		Description		Clock	Base	End	IRQ
Doubly components Digital Signal Processing Interface Protocols Legacy Components Memories and Memory Controllers Peripherals Processor Additions Processors Nos I Processor SLS Video and Image Processing	cpu_0 instruction_max data_master ftag_debug_mo		Nios II Processor Avalon Memory Mapped M Avalon Memory Mapped M Avalon Memory Mapped S	faster	[cik] cik_0 [cik] [cik]	IRQ 0		Q 31 ←×
	<		Ш.			_		>
New Edit 🖶 Add	K Remove			ldress Map	Fiters	Fitter: Default		
To Do: cpu_0: No reset vector has bee To Do: cpu_0: No exception vector ha Warning: cpu_0: Reset vector and Exc Varning: cpu_0: Reset vector and Exc	s been specified for this CPU. Please pa	rameteri	ze the CPU to resolve this is					
	Exit Help		🖣 Prev 🛛 Next 🕨	Gen	erate			

Figure 7. The defined processor on a DE-series board.

- 6. To specify the on-chip memory perform the following:
 - Select Memories and Memory Controllers > On-Chip > On-Chip Memory (RAM or ROM) and click Add
 - In the On-Chip Memory Configuration Wizard window, shown in Figure 8, set the Data width to 32 bits and the Total Memory Size to <u>4 Kbytes (4096 bytes)</u> 64 KBytes (65536 bytes)
 - Do not change the other default settings
 - Click Finish, which returns to the System Contents tab as indicated in Figure 9

😐 On-Chi	ip Memory (RAM	i or ROM) - onchip_memory2_0
MegaCore'	On-Chip M altera_avalon_ond	emory (RAM or ROM) chip_memory2 Documentation
T Block D	iagram	
		onchip_memory2_0 clock - clk1 avalon - s1 reset - reset1
Memory	y type	
Туре:		RAM (Writable)
🔄 Dual-	port access	
Singl	e clock operation	
Read Dur	ing Write Mode:	DONT_CARE
Block typ	e:	Auto 🗸
Size		
Data widt	:h:	32 💌
Total men	nory size:	4096 bytes
Minim	ize memory block u:	sage (may impact fmax)
Read lat	-	
Slave s1		1 💌
Slave s2	Latency:	1 💌
Memor	y initialization	
🔽 Initial	ize memory content	
📃 Enab	le non-default initiali:	zation file
User crea	ated initialization file:	onchip memory2 0
- Enab	le In System Memor	y Content Editor feature
Instance		
🕕 Info: on	chip_memory2_0	: Memory will be initialized from onchip_memory2_0.hex
		Cancel
		Cancel

Figure 8. Define the on-chip memory.

Altera SOPC Builder File Edit Module System View To	ools Nios II Help				
System Contents System Generation	· · ·				
Component Library	Target	Clock Settings			
	Device Family: Cyclone II 🗸	Name	Source	MHz	Add
ject Wew component rary Avalon Verification Suite		clk_0	External	50.0	Remove
Bridges and Adapters	Use Conn Name	Description	Clock	Base End	IRQ
Debug Components Digital Signal Processing Interface Protocols Legacy Components Memories and Memory Controllers	C cpu_0 instruction_mas data_master itag_debug_mo	Avalon Memory Mapped	Master [clk]	IRQ 0	IRQ 31↔×
		ry2_0 On-Chip Memory (RAM) Avaion Memory Mapped		0x00002000 0x00002	
On-Chip Avalon-ST Dual Clock Avalon-ST Multi-Chan Avalon-ST Round Rot Avalon-ST Single Cloc On-Chip FIFO Memory SDRAM C		, , ,		,	
New Edit 🔂 Add			Address Map 🏼 🖓 Filte	rs Filter: Default	
To Do: cpu_0: No reset vector has bee To Do: cpu_0: No exception vector ha Info: onchip_memory2_0: Memory v	is been specified for this CPU. Please pa	arameterize the CPU to resolve this			
	Exit Help	Prev Next	Generate		

Figure 9. The on-chip memory included on a DE-series board.

- 7. Specify the input parallel I/O interface as follows:
 - Select Peripherals > Microcontroller Peripherals > PIO (Parallel I/O) and click Add to reach the PIO Configuration Wizard in Figure 10
 - Specify the width of the port to be 8 bits and choose the direction of the port to be Input, as shown in the figure. On a DE0-Nano board, specify the width of the port to be 4 bits.
 - Click Finish to return to the System Contents tab as given in Figure 11

😃 PIO (Parallel I/O)	- pio_0
MegaCore PIO (Pa altera_avalor	rallel I/O)
🔻 Block Diagram	
reset avalon	pio_0 Clk Clk reset S1 external_connection
Basic Settings	
Width (1-32 bits):	8
Direction:	O Bidir
	 Input
	🔘 InOut
	Output
Output Port Reset Value	
🔻 Output Register	
Enable individual bit	setting/clearing
Edge capture regist	er
Synchronously cap	ture
Edge Type:	RISING 🔽
Enable bit-clearing f	or edge capture register
Interrupt	
🔄 Generate IRQ	
IRQ Type:	LEVEL 👻
Edge: Interrupt CPU wh register is logic true. Av	nen any unmasked MO pin is logic true en any unmasked bit in the edge-capture ailable when synchronous capture is enabled
Test bench wiring	
Hardwire PIO inputs	in test bench
Drive inputs to:	0×00000000000000
(1) Info: pio_0: PIO inputs	are not hardwired in test bench. Undefined values
<	
	Cancel Finish

Figure 10. Define a parallel input interface.

stem Contents System Generation	Target	Clock Settings			
X	Device Family: Cyclone II	Name	Source	MHz	Add
Troject Wew component ibrary H-Avalon Verification Suite		clk_0	External	50.0	Remove
	Use Conn Name	Description	Clock	Base	End IRQ
Digital Signal Processing Interface Protocols Legacy Components Memories and Memory Contro Mernin Components Peripherals Display FPGA Peripherals Microcontroller Peripheral ● Interval Timer ● Pio(Pearale1/0) ⊕ Multiprocessor Coordinatit ✓	 ✓ cpu_0 instruction_max data_master itag_debug_mo ○ onchip_memori s1 ✓ □ pio_0 ≤ s1 	Avalon Memor dule Avalon Memor ry2_0 On-Chip Memo Avalon Memor PIO (Parallel I/C	y Mapped Master clk_0 y Mapped Master [clk] y Mapped Slave [clk] yry (RAM or ROM) [clk1] y Mapped Slave clk_0	IRQ 0	0x00000fff 0x00002fff
New Edit 🕂 Add	Kemove Edit 2		Address Map	itters Fitter: Default	
	een specified for this CPU. Please parame as been specified for this CPU. Please pa				

Figure 11. The parallel input interface included on a DE-series board.

- 8. In the same way, specify the output parallel I/O interface:
 - Select Peripherals > Microcontroller Peripherals > PIO (Parallel I/O) and click Add to reach the PIO Configuration Wizard again
 - Specify the width of the port to be 8 bits and choose the direction of the port to be Output. On a DE0-Nano board, specify the width of the port to be 4 bits.
 - Click Finish to return to the System Contents tab
- 9. We wish to connect to a host computer and provide a means for communication between the Nios II system and the host computer. This can be accomplished by instantiating the JTAG UART interface as follows:
 - Select Interface Protocols > Serial > JTAG UART and click Add to reach the JTAG UART Configuration Wizard in Figure 12
 - Do not change the default settings
 - Click Finish to return to the System Contents tab

Na stap 9 moet je een "system ID" component toevoegen. Deze component vind je in SOPC builder bij "Peripherals -> Debug and Performance -> Sytem ID Periphiral". Verander de naam van het System ID component naar *sysid* om er voor te zorgen dat deze compatibel is met de Nios drivers en building tools.

🖳 JTAG UART - jta	g_uart_0	
	UART lon_itag_uart	Documentation
Block Diagram		
re	itag_uart_0 ick ■ clk irq set ■ reset on ■ avalon_itag_slave	■ interrup1
🔻 Write FIFO (Data fr	om Avalon to JTAG)	
Buffer depth (bytes): IRQ threshold:	64 8 egisters instead of memory blocks	
🔻 Read FIFO (Data fr	om JTAG to Avalon)	
Buffer depth (bytes):	64 💙	
IRQ threshold:	8	
Construct using I	egisters instead of memory blocks	
Simulated input cl	naracter stream	
Contents:		
Prepare interactiv	e windows	
Options:		
Allow multiple co	nnections nnections to Avalon JTAG slave	
		Cancel Finish

Figure 12. Define the JTAG UART interface.

- 10. The complete system is depicted in Figure 13. Note that the SOPC Builder automatically chooses names for the various components. The names are not necessarily descriptive enough to be easily associated with the target design, but they can be changed. In Figure 2, we use the names Switches and LEDs for the parallel input and output interfaces, respectively. These names can be used in the implemented system. Right-click on the pio_0 name and then select Rename. Change the name to Switches. Similarly, change pio_1 to LEDs.
- 11. The base and end addresses of the various components in the designed system can be assigned by the user, but they can also be assigned automatically by the SOPC Builder. We will choose the latter possibility. So, select the command (using the menus at the top of the SOPC Builder window) System > Assign Base Addresses, which produces the assignment shown in Figure 14.




Figure 13. The complete system on a DE-series board.

mponent Library	⊂Target		Clock S	Settings					
X	Device Family:	Cyclone II 🗸	Name	•	Source		MHz		Add
roject Wew component ibrary Avalon Verification Suite			clk_0		External		50.0		Remove
Bridges and Adapters	Use Conn	Name		Description		Clock	Base	End	IRQ
		cpu_0 instruction_ma: data_master itag_debug_mo onchip_memo s1	dule	Nios II Processor Avaion Memory Mapped M Avaion Memory Mapped M Avaion Memory Mapped Si On-Chip Memory (RAM or F Avaion Memory Mapped Si	aster lave ROM)	[clk] clk_0 [clk] [clk] [clk1] clk_0	IRQ 0 • 0x00002800 • 0x00001000	0x00002fff	
		Switches		PIO (Parallel I/O)		[clk]			
i sDI		s1		Avalon Memory Mapped SI	ave	clk_0	₽ 0x00003000	0x0000300f	
		LEDs		PIO (Parallel I/O)		[clk]			
Avalon-ST JTAG		31		Avalon Memory Mapped SI	ave	clk_0	₽ 0x00003010	0x0000301f	
 Avalon-ST Serial 		☐ jtag_uart_0 avalon_jtag_sla		JTAG UART Avalon Memory Mapped SI		(clk) clk_0			
JTAG UART SPI (3 Wire Serial UART (RS-232 Se	<					1			, E
New Edit 🗗 Add	🔀 Remove	Edit 2			dress Map	Filter	s Filter: Default		
To Do: cpu_0 : No reset vector has be	en specified for th	is CPU. Please parame	eterize the	e CPU to resolve this issue					
		ior this CDLL Disease no	romotoria	ze the CPU to resolve this is:	2110				

Figure 14. The final specification on a DE-series board.

- 12. The behaviour of the Nios II processor when it is reset is defined by its reset vector. It is the location in the memory device the processor fetches the next instruction when it is reset. Similarly, the exception vector is the memory address the processor goes to when an interrupt is raised. To specify these two parameters, perform the following:
 - Right-click on the cpu_0 and then select Edit to reach the window in Figure 15
 - Select onchip_memory2_0 to be the memory device for both reset vector and exception vector, as shown in the Figure 15
 - Do not change the default setting for offset
 - Click Finish to return to the System Contents tab

Nio	s II Processor				About Documentation
arameter attings					
	ches and Memory Interfaces	> Advanced Features >	MMU and MPU Settings	> JTAG Debug Modul	e 🔰 Custom Instructions
ore Nios II					
elect a Nios II core	:				
	Nios II/e	ONios II/s	ONios II/f		
Nios II Selector Guide Family: Cyclone II system: 50.0 MHz cpuid: 0	RISC 32-bit	RISC 32-bit Instruction Cache Branch Prediction Hardware Multiply Hardware Divide	RISC 32-bit Instruction Cache Branch Prediction Hardware Multiply Hardware Divide Barrel Shifter Data Cache Dynamic Branch Pre	diction	
erformance at 50.0 N	1Hz Up to 5 DMIPS	Up to 25 DMIPS	Up to 51 DMIPS		
ogic Usage	600-700 LEs	1200-1400 LEs	1400-1800 LEs		
lemory Usage	Two M4Ks (or equiv.)	Two M4Ks + cache	Three M4Ks + cache		
ardware Multiply: En	emory: onchip_memory2_0	Hardware Divide Offset: 0x0		0x00001000	
ception Vector: Me	mory: onchip_memory2_0	V Offset: 0x20)	D×00001020	
Include MMU nly include the MMU 1 ast TLB Miss Exception	when using an operating system on Vector: Memory:	that explicitly supports an Mi			

Figure 15. Define the reset vector and exception vector.

13. Having specified all components needed to implement the desired system, it can now be generated. Select the System Generation tab, which leads to the window in Figure 16. Turn off Simulation - Create project simulator files, because in this tutorial we will not deal with the simulation of hardware. Click Generate on the bottom of the SOPC Builder window. The SOPC Builder may prompt you to save changes to *.sopc* file. Click Save to proceed. The generation process produces the messages displayed in the figure. When the message "SUCCESS: SYSTEM GENERATION COMPLETED" appears, click Exit to return to the main Quartus II window.

-Kies *nios_system* als filenaam.

Altera SOPC Builder - nios_system.sopc (D:\sopc_builder_tutorial\nios_system.sopc)					
File Edit Module System View Tools Nios II Help					
System Contents System Generation					
Options					
System module logic will be created in Verilog.					
Simulation. Create project simulator files.					
Siniciation, create project siniciation mes. Transmission					
 Vios Il Tools 					
Nios II Software Build Tools for Eclipse					
# 2011.05.06 13:40:53 (*) Running Generator Program for Switches	~				
# 2011.05.06 13:40:54 (*) Running Generator Program for LEDs					
# 2011.05.06 13:40:55 (*) Running Generator Program for itag_uart_0					
# 2011.05.06 13:40:56 (*) Making arbitration and system (top) modules.					
# 2011.05.06 13:40:58 (*) Generating Quartus symbol for top level: nois_system					
# 2011.05.06 13:40.58 (*) Generating Symbol D/sopc_builder_tutorial/hois_system.bsf					
# 2011.05.06 13:40:58 (*) Creating command-line system-generation script: D:/sopc_builder_tutorial/hois_system_generation_script					
# 2011.05.06 13:40:58 (*) Running setup for HDL simulator: modelsim					
# 2011.05.06 13:40:58 (*) Completed generation for system: nois_system.					
# 2011.05.06 13:40:58 (*) THE FOLLOWING SYSTEM ITEMS HAVE BEEN GENERATED:					
SOPC Builder database : D:/sopc_builder_tutorial/nois_system.ptf					
System HDL Model : D:/sopc_builder_tutorial/nois_system.v					
System Generation Script : D:/sopc_builder_tutorial/nois_system_generation_script	=				
# 2011.05.06 13:40:58 (*) SUCCESS: SYSTEM GENERATION COMPLETED.					
Info: System generation was successful.	×				
	>				
Info: onchip_memory2_0: Memory will be initialized from onchip_memory2_0.hex					
🕕 Info: Switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.					
Exit Help I Prev Next D Generate					

Figure 16. Generation of the system.

Changes to the designed system are easily made at any time by reopening the SOPC Builder tool. Any component in the System Contents tab of the SOPC Builder can be selected and deleted, or a new component can be added and the system regenerated.

4 Integration of the Nios II System into a Quartus II Project

To complete the hardware design, we have to perform the following:

- Instantiate the module generated by the SOPC Builder into the Quartus II project
- Assign the FPGA pins
- Compile the designed circuit
- Program and configure the Cyclone-series device on the DE-series board

4.1 Instantiation of the Module Generated by the SOPC Builder

The instantiation of the generated module depends on the design entry method chosen for the overall Quartus II project. We have chosen to use VHDL, but the approach is similar for both Verilog and schematic entry methods.

Normally, the Nios II module is likely to be a part of a larger design. However, in the case of our simple example there is no other circuitry needed. All we need to do is instantiate the Nios II system in our top-level VHDL file, and connect inputs and outputs of the parallel I/O ports, as well as the clock and reset inputs, to the appropriate pins on the Cyclone-series device.

The VHDL entity generated by the SOPC Builder is in the file *nios_system.vhd* in the directory of the project. Note that the name of the VHDL entity is the same as the system name specified when first using the SOPC Builder. The VHDL code is quite large. Figure 17 depicts the portion of the code that defines the port signals for the entity *nios_system*. The 8-bit vector that is the input to the parallel port *Switches* is called *in_port_to_the_Switches*. The 8-bit output vector is called *out_port_from_the_LEDs*. The clock and reset signals are called *clk_0* and *reset_n*, respectively. Note that the reset signal is added automatically by the SOPC Builder; it is called *reset_n* because it is active low.

```
1883
      entity nios_system is
1884
      port (
1885
                       -- 1) global signals:
                         signal clk_0 : IN STD_LOGIC;
1886
1887
                         signal reset n : IN STD LOGIC;
1888
1889
                       -- the LEDs
                          signal out_port_from_the_LEDs : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
1890
1891
1892
                        - the Switches
1893
                          signal in_port_to_the_Switches : IN STD_LOGIC_VECTOR (7 DOWNTO 0)
1894
                      1:
1895
        end entity nios_system;
1896
```

Figure 17. A part of the generated VHDL module. Dit is een beetje vaag en ook niet helemaal juist. Volg de instructies op http://bd.eduweb.hhs.nl/es/pract0.htm

Figure 18 shows a top-level VHDL module that instantiates the Nios II system. This entity is named *lights*, because this is the name we specified in Figure 3 for the top-level design entity in our Quartus II project. Note that the input and output ports of the entity use the pin names for the 50-MHz clock, *CLOCK_50*, pushbutton switches, *KEY*, toggle switches, *SW*, and green LEDs, *LEDG*, that are specified in the DE-series User Manual. On a DE0-Nano board, you have to change the code slightly to use four dip switches, *SW3 – 0*, and four LEDs, *LED3 – 0*. Type this code into a file called *lights.vhd*. Add this file and all the *.vhd files produced by the SOPC Builder to your Quartus II project. Also, add the necessary pin assignments on the DE-series board to your project. The procedure for making pin assignments is described in the tutorial *Quartus II Introduction Using VHDL Designs*. Note that an easy way of making the pin assignments when we use the same pin names as in the DE-series User Manual is to import the assignments from file. For example, the DE2 pin assignments can be found in the *DE2_pin_assignments.qsf* file, in the directory *tutorials\design_files*, which is included on the CD-ROM that accompanies the DE-series board and can also be found on Altera's DE-series web pages. On a DE2-70 board, you may also need to change operating mode of the nCEO pin to regular I/O. This can be done by going to Assignments > Device > Device and Pin Options > Dual-Purpose Pins and double-clicking on the Value field of the nCEO pin and

Altera Corporation - University Program May 2011 Je kan via Assignments->Import Assignments... een .csv importeren, de benodigde file kun je vinden op http://bd.eduweb.hhs.nl/es/ pract0.htm. Let op! daarna moet je de nCEO pin nog goedzetten (zoals hierboven staat uitgelegd). changing it to Use as regular I/O.

Since the system we are designing needs to operate at a 50 MHz clock frequency, add the needed timing assignment in your Quartus II project. The tutorial *Using TimeQuest Timing Analyzer* shows how this is done.

Deze stap slaan we over

```
--- Implements a simple Nios II system for the DE-series board.
--- Inputs:
           SW7-0 are parallel port inputs to the Nios II system
            CLOCK 50 is the system clock
            KEY0 is the active-low system reset
-- Outputs: LEDG7-0 are parallel port outputs from the Nios II system
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;
USE ieee.std_logic_unsigned.all;
ENTITY lights IS
    PORT (
        SW : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
        KEY : IN STD LOGIC VECTOR(0 DOWNTO 0);
        CLOCK 50 : IN STD LOGIC;
        LEDG: OUT STD LOGIC VECTOR(7 DOWNTO 0)
        <del>);</del>
END lights;
ARCHITECTURE Structure OF lights IS
    COMPONENT nios_system
        PORT (
            elk_0 : IN STD_LOGIC;
            reset_n : IN STD_LOGIC;
            out_port_from_the_LEDs : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
            in_port_to_the_Switches : IN STD_LOGIC_VECTOR (7 DOWNTO 0)
            ÷
    END COMPONENT;
BEGIN
-- Instantiate the Nios II system entity generated by the SOPC Builder
    NiosII: nios system PORT MAP (CLOCK 50, KEY(0), LEDG, SW);
END Structure;
```

Figure 18. Instantiating the Nios II system.

De bovenstaande code is niet correct. Zie http://bd.eduweb.hhs.nl/es/pract0.htm voor de juiste code.

Having made the necessary settings compile the code. You may see some warning messages associated with the Nios II system, such as some signals being inused or having wrong bit-lengths of vectors; these warnings can be ignored.

Kies Processing > Start Compilation.

4.2 Programming and Configuration

Program and configure the Cyclone-series FPGA in the JTAG programming mode as follows:

- 1. Connect the DE-series board to the host computer by means of a USB cable plugged into the USB-Blaster port. Turn on the power to the DE-series board. Ensure that the RUN/PROG switch is in the RUN position.
- 2. Select Tools > Programmer to reach the window in Figure 19.
- 3. If not already chosen by default, select JTAG in the Mode box. Also, if the USB-Blaster is not chosen by default, press the Hardware Setup... button and select the USB-Blaster in the window that pops up.
- 4. The configuration file *lights.sof* should be listed in the window. If the file is not already listed, then click Add File and select it.
- 5. Click the box under Program/Configure to select this action.
- 6. At this point the window settings should appear as indicated in Figure 19. Press Start to configure the FPGA.




Figure 19. The Programmer window.

Hoofdstuk 5 (het laatste hoofdstuk van deze tutorial) slaan we over omdat wij de NiosII EDS (Embedded Design Suite) voor

5 Running the Application Program het ontwikkelen van de software geen gebruiken. Zie verder op http://bd.eduweb.hhs.nl/es/pract0.htm.

Having configured the required hardware in the FPGA device, it is now necessary to create and execute an application program that performs the desired operation. This can be done by writing the required program either in the Nios II assembly language or in a high-level language such as C. We will illustrate both approaches.

A parallel I/O interface generated by the SOPC Builder is accessible by means of registers in the interface. Depending on how the PIO is configured, there may be as many as four registers. One of these registers is called the Data register. In a PIO configured as an input interface, the data read from the Data register is the data currently present on the PIO input lines. In a PIO configured as an output interface, the data written (by the Nios II processor) into the Data register drives the PIO output lines. If a PIO is configured as a bidirectional interface, then the PIO inputs and outputs use the same physical lines. In this case there is a Data Direction register included, which determines the direction of the input/output transfer. In our unidirectional PIOs, it is only necessary to have the Data register. The addresses assigned by the SOPC Builder are 0x00003000 for the Data register in the PIO called Switches and 0x00003010 for the Data register in the PIO called LEDs, as indicated in Figure 14.

5.1 Using a Nios II Assembly Language Program

Figure 20 gives a Nios II assembly-language program that implements our trivial task. The program loads the addresses of the Data registers in the two PIOs into processor registers r2 and r3. It then has an infinite loop that merely transfers the data from the input PIO, *Switches*, to the output PIO, *LEDs*.

The program includes the assembler directive

.include "nios_macros.s"

which informs the Assembler to use the Nios II macros that specify how the movia pseudoinstructions can be assembled.

.include "nios macros.s" Switches, 0x00003000 .equ LEDs, 0x00003010 .equ .global _start r2, Switches _start: movia movia r3, LEDs loop: ldbio r4, 0(r2)r4, 0(r3)stbio br loop

Figure 20. Assembly language code to control the lights.

The directive

.global _start

indicates to the Assembler that the label *_start* is accessible outside the assembled object file. This label is the default label we use to indicate to the Linker program the beginning of the application program.

For a detailed explanation of the Nios II assembly language instructions see the tutorial *Introduction to the Altera Nios II Soft Processor*.

Enter this code into a file *lights.s* and place the file into a working directory. We placed the file into the directory *sopc_builder_tutorial\app_software*. The program has to be assembled and converted into an S-Record file, *lights.srec*, suitable for downloading into the implemented Nios II system.

Altera provides the *monitor* software, called *Altera Monitor Program*, for use with the DE-series board. This software provides a simple means for compiling, assembling and downloading of programs into a Nios II system implemented on a DE-series board. It also makes it possible for the user to perform debugging tasks. A description of this software is available in the *Altera Monitor Program* tutorial.

Open the Altera Monitor Program, which leads to the window in Figure 21. This software needs to know the characteristics of the designed Nios II system, which are given in the ptf file *nios_system.ptf*. Click the File > New Project menu item to display the New Project Wizard window, shown in Figure 22, and perform the following steps:

- 1. Enter the *sopc_builder_tutorial* directory as the Project directory by typing it directly into the Project directory field, or by browsing to it using the Browse... button.
- 2. Enter *lights* as the Project name and click Next >, leading to Figure 23.
- 3. From the Select a System drop down box, select <*Custom System*>.
- 4. Click Browse... beside the System Description field to display a file selection window and choose the *nios_system.ptf* file. Note that this file is in the design directory *sopc_builder_tutorial*.
- 5. Specifying the .sof file in the Quartus II Programming (SOF) File field allows the user to download the programming file onto the board from the Altera Monitor Program. Note that we need not specify this file as we have already downloaded the programming file onto the board.
- 6. Click Next >.
- 7. Select Assembly Program as the program type from the drop down menu and click Next >, leading to Figure 24.
- 8. Click Add... to display a file selection window and choose the *lights.s* file and click select. Note that this file is in the directory *sopc_builder_tutorial\app_software*. Upon returning to the window in Figure 24, click Next >.
- 9. Ensure that the Host Connection is set to the USB-Blaster, the Processor is set to *cpu_0* and the Terminal Device is set to the JTAG UART, and click Next >
- 10. The Altera Monitor Program also needs to know where to load the application program. In our case, this is the memory block in the FPGA device. The SOPC Builder assigned the name *onchip_memory2_0* to this block. As shown in Figure 25, the Monitor Program has already selected the correct memory device.
- 11. Having provided the necessary information, click Finish to confirm the system configuration.

Altera Monitor Program [Nios II]		
<u>Eile S</u> ettings <u>A</u> ctions <u>W</u> indows <u>H</u> elp		
Disassembly	_ ×	Registers _ ×
Goto instruction Address (hex) or symbol name:	Go Hide	Reg Value
Terminal _ ×	Info & Errors	_ ×

Figure 21. The Altera Monitor Program window on startup.

Specify a project name and directory	
······································	
Project directory:	
D:\sopc_builder_tutorial	Browse
Project name:	
lights	
	< Back Next > Finish Cancel

Figure 22. Specify the project directory and name.


elect a system		
<custom system=""></custom>	– D	ocumentation
Specify a Nios II system by selecting a system description (PTF) file, and \imath file.	an optional Quartus II progra	mming (SOF)
/stem details System description (PTF) file:		
D:\sopc builder tutorial\nios system.ptf		Browse
Quartus II programming (SOF) file (optional):		Browse
The SOF file represents the FPGA programming file for the Nios II system Program can be used to download this programming file onto the board. O downloaded using some other method (for example, by using Quartus II)	Otherwise, the system will ne	

Figure 23. The System Specification window.

🛹 New Project Wizard	X
Specify program details	
Source files First source file is used to determine the name of the binary program file.	٦
D:\sopc_builder_tutorial\app_software\lights.s Add Remove Up Down	
Program options	
Start symbol: _start	
<back next=""> Einish Cance</back>	el

Figure 24. Specify the binary file to use.

	eption vectors (read-only)	
Reset vector address (hex) Exception vector address (h		
exception vector address (n	ex): 1020	
emory options		
addresses can be in the sai .text and .data sections do	arting addresses of sections identified by .text and .data asser ne or in different memories (on-chip, SDRAM,). They can be not overlap with other sections, such as .reset and .exception address, the .data section will be placed right after the .text se	used to ensure that the s. If .text and .data are
.text section		
Memory device:	onchip_memory2_0/s1 (1000h - 1fffh)	-
Start offset in device (hex):	0
.data section		
Memory device:	onchip_memory2_0/s1 (1000h - 1fffh)	
Start offset in device (hex):	0



Next, to assemble and download the *light.s* program, click the Actions > Compile & Load menu item. The Altera Monitor Program will invoke an assembler program, followed by a linker program. The commands used to invoke these programs, and the output they produce, can be viewed in the Info & Errors window of the Monitor Program window. After the program has been downloaded onto the board, the program is displayed in the Disassembly window of the Monitor Program as illustrated in Figure 26. Observe that **movia** is a *pseudoinstruction* which is implemented as two separate instructions.

Click the Actions > Continue menu item to execute the program. With the program running, you can now test the design by turning the switches, *SW*7 to *SW*0 on and off; the LEDs should respond accordingly.

🥔 Altera Monit	or Program [Nios II] - light	s.ncf : lights.srec [Pa	used]				×
Elle Settings Actions Windows Help								
M III 🖬 4 📓 🥱 🕪 III 📞 🕺 🚸								
Disassembly					- ×	Registers	_	×
	1					Reg	Value	
Goto instruction	Address (hex)	or symbol name:		Go	Hide	pc	0x00001000	
		.global st	art			zero	0x00000000	
						rl	0x00000000	
		start:				r2	0x00000000	
			2, Switches			r3	0x00000000	
		start:	,			r4	0x00000000	-
0x00001000	00800034	_	r2, zero, 0x0			r5	0x00000000	38 1
0x00001004	108c0014	ori	r2, r2, 0x3000			r6	0x00000000	
		movia r				r7	0x00000000	
0x00001008	00c00034	orhi	r3, zero, 0x0		333	r8	0x00000000	
0x0000100c	18cc0414	ori	r3, r3, 0x3010			r9	0x00000000	
			10, 10, 00000			r10	0x00000000	
		loop: ldbic	r4, 0(r2)			r11	0x00000000	
		loop: lubic				r12	0x00000000	
0x00001010	11000027	ldbio	r4, 0(r2)			r13 r14	0x00000000 0x00000000	
0.00001010	11000001		:4, 0(r3)			r14	0x000000000	
0x00001014	19000025	stbio				r16	0x00000000	
0x00001018	003ffd06	hr	-0xc (0x00001010.	loop)	-	r17	0x00000000	
4					•	r18	0x00000000	
Disassembly / Br	eakpoints / Me	mory / Watches	/ Trace /			r19	0x00000000	•
				1				
Terminal			_ ×				-	×
JTAG UART lin	k establish	ed using cab	le "USB-Blaster	Verified OK				•
[USB-0]", dev	ice 1, inst	ance 0x00		Connection established to GDB server at localhost:2409				
			Symbols loaded.					
				Source code loaded.				
				INFO: Program Trace n	ot enabled,	because t	race requir	32i
								•
				4				
			Info & Errors / GDB Server /					

Figure 26. Display of the downloaded program.

The Monitor Program allows a number of useful functions to be performed in a simple manner. They include:

- single stepping through the program
- examining the contents of processor registers
- examining the contents of the memory
- setting breakpoints for debugging purposes
- · disassembling the downloaded program

A description of this software and all of its features is available in the Altera Monitor Program tutorial.

5.2 Using a C-Language Program

An application program written in the C language can be handled in the same way as the assembly-language program. A C program that implements our simple task is given in Figure 27. Enter this code into a file called *lights.c.*

```
#define Switches (volatile char *) 0x0003000
#define LEDs (char *) 0x0003010
void main()
{     while (1)
     *LEDs = *Switches;
}
```

Figure 27. C language code to control the lights.

Perform the following steps to use this program:

- 1. Disconnect from the current debugging session by clicking the Actions > Disconnect menu item.
- 2. Click the Settings > Program Settings... menu item to launch the Project settings window with the Program settings tab selected.
- 3. Select *C Program* as the **Program Type** in the drop-down list. The Monitor Program may prompt you to clear any currently selected source files. Click **Yes** to proceed. Note that *lights.s* has been removed from the list of source files.
- 4. Click Add... and choose the *lights.c* file.
- 5. Click Ok to confirm the new program configuration.

The steps to compile, load, and run the program are the same as for an assembly language program.

Copyright ©1991-2011 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending applications, mask work rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

This document is being provided on an "as-is" basis and as an accommodation and therefore all warranties, representations or guarantees of any kind (whether express, implied or statutory) including, without limitation, warranties of merchantability, non-infringement, or fitness for a particular purpose, are specifically disclaimed.